168 lines
5.2 KiB
C
168 lines
5.2 KiB
C
/**
|
||
******************************************************************
|
||
* @file main.c
|
||
* @author fire
|
||
* @version V1.0
|
||
* @date 2018-xx-xx
|
||
* @brief QSPI FLASH基本读写例程
|
||
******************************************************************
|
||
* @attention
|
||
*
|
||
* 实验平台:野火 STM32H743开发板
|
||
* 论坛 :http://www.firebbs.cn
|
||
* 淘宝 :http://firestm32.taobao.com
|
||
*
|
||
******************************************************************
|
||
*/
|
||
#include "stm32h7xx.h"
|
||
#include "main.h"
|
||
#include "bsp_debug_usart.h"
|
||
#include "FlashOS.H" // FlashOS Structures
|
||
#include "bsp_led.h"
|
||
|
||
typedef enum { FAILED = 0, PASSED = !FAILED} TestStatus;
|
||
/* 获取缓冲区的长度 */
|
||
#define TxBufferSize1 (countof(TxBuffer1) - 1)
|
||
#define RxBufferSize1 (countof(TxBuffer1) - 1)
|
||
#define countof(a) (sizeof(a) / sizeof(*(a)))
|
||
#define BufferSize (countof(Tx_Buffer)-1)
|
||
|
||
#define FLASH_WriteAddress 0
|
||
#define FLASH_ReadAddress FLASH_WriteAddress
|
||
#define FLASH_SectorToErase FLASH_WriteAddress
|
||
|
||
|
||
/* 发送缓冲区初始化 */
|
||
volatile uint8_t Tx_Buffer[256] = "感谢您选用野火stm32开发板\r\nhttp://firestm32.taobao.com";
|
||
volatile uint8_t Rx_Buffer[BufferSize];
|
||
|
||
//读取的ID存储位置
|
||
__IO uint32_t DeviceID = 0;
|
||
__IO uint32_t FlashID = 0;
|
||
__IO TestStatus TransferStatus1 = FAILED;
|
||
|
||
// 函数原型声明
|
||
void Delay(__IO uint32_t nCount);
|
||
|
||
extern uint32_t QSPI_Init(void);
|
||
extern uint32_t QSPI_WritePage(unsigned long adr, unsigned long sz, unsigned char *buf);
|
||
extern uint32_t QSPI_ReadPage(unsigned long adr, unsigned long sz, unsigned char *buf);
|
||
extern uint32_t QSPI_EraseSector(uint32_t adr);
|
||
|
||
TestStatus Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength);
|
||
|
||
/**
|
||
* @brief 主函数
|
||
* @param 无
|
||
* @retval 无
|
||
*/
|
||
int main(void)
|
||
{
|
||
/* 将工程选项选择位algorithm_debug，并在此处添加测试代码进入debug状态 */
|
||
/* 以进行下载算法工程测试 */
|
||
HAL_Init();
|
||
SystemClock_Config();
|
||
while(1);
|
||
}
|
||
/*
|
||
* 函数名：Buffercmp
|
||
* 描述 ：比较两个缓冲区中的数据是否相等
|
||
* 输入 ：-pBuffer1 src缓冲区指针
|
||
* -pBuffer2 dst缓冲区指针
|
||
* -BufferLength 缓冲区长度
|
||
* 输出 ：无
|
||
* 返回 ：-PASSED pBuffer1 等于 pBuffer2
|
||
* -FAILED pBuffer1 不同于 pBuffer2
|
||
*/
|
||
TestStatus Buffercmp(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength)
|
||
{
|
||
while(BufferLength--)
|
||
{
|
||
if(*pBuffer1 != *pBuffer2)
|
||
{
|
||
return FAILED;
|
||
}
|
||
|
||
pBuffer1++;
|
||
pBuffer2++;
|
||
}
|
||
return PASSED;
|
||
}
|
||
void Delay(__IO uint32_t nCount)
|
||
{
|
||
for(; nCount != 0; nCount--);
|
||
}
|
||
/**
|
||
* @brief System Clock 配置
|
||
* system Clock 配置如下:
|
||
* System Clock source = PLL (HSE)
|
||
* SYSCLK(Hz) = 400000000 (CPU Clock)
|
||
* HCLK(Hz) = 200000000 (AXI and AHBs Clock)
|
||
* AHB Prescaler = 2
|
||
* D1 APB3 Prescaler = 2 (APB3 Clock 100MHz)
|
||
* D2 APB1 Prescaler = 2 (APB1 Clock 100MHz)
|
||
* D2 APB2 Prescaler = 2 (APB2 Clock 100MHz)
|
||
* D3 APB4 Prescaler = 2 (APB4 Clock 100MHz)
|
||
* HSE Frequency(Hz) = 25000000
|
||
* PLL_M = 5
|
||
* PLL_N = 160
|
||
* PLL_P = 2
|
||
* PLL_Q = 4
|
||
* PLL_R = 2
|
||
* VDD(V) = 3.3
|
||
* Flash Latency(WS) = 4
|
||
* @param None
|
||
* @retval None
|
||
*/
|
||
static void SystemClock_Config(void)
|
||
{
|
||
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
|
||
RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
|
||
|
||
/** Supply configuration update enable
|
||
*/
|
||
HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
|
||
/** Configure the main internal regulator output voltage
|
||
*/
|
||
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
|
||
|
||
while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
|
||
/** Initializes the RCC Oscillators according to the specified parameters
|
||
* in the RCC_OscInitTypeDef structure.
|
||
*/
|
||
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
|
||
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
|
||
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
||
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
|
||
RCC_OscInitStruct.PLL.PLLM = 5;
|
||
RCC_OscInitStruct.PLL.PLLN = 192;
|
||
RCC_OscInitStruct.PLL.PLLP = 2;
|
||
RCC_OscInitStruct.PLL.PLLQ = 2;
|
||
RCC_OscInitStruct.PLL.PLLR = 2;
|
||
RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
|
||
RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
|
||
RCC_OscInitStruct.PLL.PLLFRACN = 0;
|
||
if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
|
||
{
|
||
while(1);
|
||
}
|
||
/** Initializes the CPU, AHB and APB buses clocks
|
||
*/
|
||
RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
|
||
|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
|
||
|RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
|
||
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
||
RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
|
||
RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
|
||
RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
|
||
RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
|
||
RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
|
||
RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
|
||
|
||
if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
|
||
{
|
||
while(1);
|
||
}
|
||
}
|
||
/****************************END OF FILE***************************/
|