172 lines
4.9 KiB
C
172 lines
4.9 KiB
C
|
/**
|
|||
|
******************************************************************************
|
|||
|
* @file main.c
|
|||
|
* @author fire
|
|||
|
* @version V1.0
|
|||
|
* @date 2019-xx-xx
|
|||
|
* @brief AP3216C <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʵ<EFBFBD><EFBFBD>
|
|||
|
******************************************************************************
|
|||
|
* @attention
|
|||
|
*
|
|||
|
* ʵ<EFBFBD><EFBFBD>ƽ̨:Ұ<EFBFBD><EFBFBD> STM32 H750 <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* <EFBFBD><EFBFBD>̳ :http://www.firebbs.cn
|
|||
|
* <EFBFBD>Ա<EFBFBD> :http://firestm32.taobao.com
|
|||
|
*
|
|||
|
******************************************************************************
|
|||
|
*/
|
|||
|
|
|||
|
#include "main.h"
|
|||
|
#include "stm32h7xx.h"
|
|||
|
#include "./usart/bsp_debug_usart.h"
|
|||
|
#include "./led/bsp_led.h"
|
|||
|
#include "./delay/core_delay.h"
|
|||
|
#include "./i2c/bsp_i2c.h"
|
|||
|
#include "./ap3216c/ap3216c.h"
|
|||
|
|
|||
|
/**
|
|||
|
* @brief <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* @param <EFBFBD><EFBFBD>
|
|||
|
* @retval <EFBFBD><EFBFBD>
|
|||
|
*/
|
|||
|
int main(void)
|
|||
|
{
|
|||
|
/**/
|
|||
|
float ALS = 0.0;
|
|||
|
uint16_t PS = 0;
|
|||
|
uint16_t IR = 0;
|
|||
|
uint8_t IntStatus;
|
|||
|
|
|||
|
HAL_Init();
|
|||
|
/* <20><><EFBFBD><EFBFBD>ϵͳʱ<CDB3><CAB1>Ϊ480 MHz */
|
|||
|
SystemClock_Config();
|
|||
|
/* <20><><EFBFBD><EFBFBD>ICache */
|
|||
|
SCB_EnableICache();
|
|||
|
|
|||
|
LED_GPIO_Config();
|
|||
|
/* <20><>ʼ<EFBFBD><CABC><EFBFBD>ں<EFBFBD><DABA><EFBFBD>ʱ */
|
|||
|
HAL_InitTick(5);
|
|||
|
/*<2A><>ʼ<EFBFBD><CABC>USART <20><><EFBFBD><EFBFBD>ģʽΪ 115200 8-N-1<><31><EFBFBD>жϽ<D0B6><CFBD><EFBFBD>*/
|
|||
|
DEBUG_USART_Config();
|
|||
|
|
|||
|
printf("\r\n <20><>ӭʹ<D3AD><CAB9>Ұ<EFBFBD><D2B0> STM32 H750 <20><><EFBFBD><EFBFBD><EFBFBD>塣\r\n");
|
|||
|
printf("\r\n <20><><EFBFBD><EFBFBD>һ<EFBFBD><D2BB><EFBFBD><EFBFBD><EFBFBD><EFBFBD>һ<EFBFBD><D2BB><EFBFBD>մ<EFBFBD><D5B4><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD> \r\n");
|
|||
|
|
|||
|
printf(" оƬ<D0BE><C6AC>ʼ<EFBFBD><CABC><EFBFBD><EFBFBD>.....\n");
|
|||
|
/* <20><>ʼ<EFBFBD><CABC> <20><><EFBFBD>մ<EFBFBD><D5B4><EFBFBD><EFBFBD><EFBFBD> */
|
|||
|
ap3216c_init();
|
|||
|
|
|||
|
while(1)
|
|||
|
{
|
|||
|
IntStatus = ap3216c_get_IntStatus(); // <20>ȶ<EFBFBD>״̬λ<CCAC><CEBB><EFBFBD><EFBFBD>ADC<44><43><EFBFBD><EFBFBD>λ<EFBFBD><CEBB><EFBFBD><EFBFBD><EFBFBD><EFBFBD>״̬λ<CCAC><CEBB>Ĭ<EFBFBD><C4AC><EFBFBD><EFBFBD><EFBFBD>ã<EFBFBD>
|
|||
|
ALS = ap3216c_read_ambient_light();
|
|||
|
PS = ap3216c_read_ps_data();
|
|||
|
IR = ap3216c_read_ir_data();
|
|||
|
|
|||
|
printf("\n<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ǿ<EFBFBD><EFBFBD><EFBFBD>ǣ<EFBFBD>%.2fLux\n<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ǿ<EFBFBD><EFBFBD><EFBFBD>ǣ<EFBFBD>%d\n", ALS, IR);
|
|||
|
|
|||
|
if (PS == 55555) // IR ̫ǿ PS <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ч
|
|||
|
printf("IR ̫ǿ PS <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD>Ч\n");
|
|||
|
else
|
|||
|
{
|
|||
|
printf("<EFBFBD>ӽ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ǣ<EFBFBD>%d\n", PS & 0x3FF);
|
|||
|
}
|
|||
|
|
|||
|
if ((PS >> 15) & 1)
|
|||
|
printf("<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ӽ<EFBFBD>\n");
|
|||
|
else
|
|||
|
printf("<EFBFBD><EFBFBD><EFBFBD><EFBFBD>Զ<EFBFBD><EFBFBD>\n");
|
|||
|
|
|||
|
if (IntStatus & 0x1)
|
|||
|
printf("ALS <20><><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>\n");
|
|||
|
|
|||
|
if (IntStatus >> 1 & 0x1)
|
|||
|
printf("PS <20><><EFBFBD><EFBFBD><EFBFBD>ж<EFBFBD>\n");
|
|||
|
LED2_TOGGLE;
|
|||
|
HAL_Delay(225);// <20><>С<EFBFBD><D0A1><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>225ms
|
|||
|
}
|
|||
|
}
|
|||
|
|
|||
|
|
|||
|
|
|||
|
/**
|
|||
|
* @brief System Clock <EFBFBD><EFBFBD><EFBFBD><EFBFBD>
|
|||
|
* system Clock <EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>:
|
|||
|
* System Clock source = PLL (HSE)
|
|||
|
* SYSCLK(Hz) = 480000000 (CPU Clock)
|
|||
|
* HCLK(Hz) = 240000000 (AXI and AHBs Clock)
|
|||
|
* AHB Prescaler = 2
|
|||
|
* D1 APB3 Prescaler = 2 (APB3 Clock 100MHz)
|
|||
|
* D2 APB1 Prescaler = 2 (APB1 Clock 100MHz)
|
|||
|
* D2 APB2 Prescaler = 2 (APB2 Clock 100MHz)
|
|||
|
* D3 APB4 Prescaler = 2 (APB4 Clock 100MHz)
|
|||
|
* HSE Frequency(Hz) = 25000000
|
|||
|
* PLL_M = 5
|
|||
|
* PLL_N = 160
|
|||
|
* PLL_P = 2
|
|||
|
* PLL_Q = 4
|
|||
|
* PLL_R = 2
|
|||
|
* VDD(V) = 3.3
|
|||
|
* Flash Latency(WS) = 4
|
|||
|
* @param None
|
|||
|
* @retval None
|
|||
|
*/
|
|||
|
static void SystemClock_Config(void)
|
|||
|
{
|
|||
|
RCC_ClkInitTypeDef RCC_ClkInitStruct;
|
|||
|
RCC_OscInitTypeDef RCC_OscInitStruct;
|
|||
|
HAL_StatusTypeDef ret = HAL_OK;
|
|||
|
|
|||
|
/*ʹ<>ܹ<EFBFBD><DCB9><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ø<EFBFBD><C3B8><EFBFBD> */
|
|||
|
MODIFY_REG(PWR->CR3, PWR_CR3_SCUEN, 0);
|
|||
|
|
|||
|
/* <20><><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD><CAB1>Ƶ<EFBFBD>ʵ<EFBFBD><CAB5><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ϵͳƵ<CDB3><C6B5>ʱ<EFBFBD><CAB1><EFBFBD><EFBFBD>ѹ<EFBFBD><D1B9><EFBFBD>ڿ<EFBFBD><DABF><EFBFBD><EFBFBD>Ż<EFBFBD><C5BB><EFBFBD><EFBFBD>ģ<EFBFBD>
|
|||
|
<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ϵͳƵ<EFBFBD>ʵĵ<EFBFBD>ѹ<EFBFBD><EFBFBD><EFBFBD><EFBFBD>ֵ<EFBFBD>ĸ<EFBFBD><EFBFBD>¿<EFBFBD><EFBFBD>Բο<EFBFBD><EFBFBD><EFBFBD>Ʒ<EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ֲᡣ */
|
|||
|
__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
|
|||
|
|
|||
|
while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
|
|||
|
|
|||
|
/* <20><><EFBFBD><EFBFBD>HSE<53><45><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʹ<EFBFBD><CAB9>HSE<53><45>ΪԴ<CEAA><D4B4><EFBFBD><EFBFBD>PLL */
|
|||
|
RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
|
|||
|
RCC_OscInitStruct.HSEState = RCC_HSE_ON;
|
|||
|
RCC_OscInitStruct.HSIState = RCC_HSI_OFF;
|
|||
|
RCC_OscInitStruct.CSIState = RCC_CSI_OFF;
|
|||
|
RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
|
|||
|
RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
|
|||
|
|
|||
|
RCC_OscInitStruct.PLL.PLLM = 5;
|
|||
|
RCC_OscInitStruct.PLL.PLLN = 160;
|
|||
|
RCC_OscInitStruct.PLL.PLLP = 2;
|
|||
|
RCC_OscInitStruct.PLL.PLLR = 2;
|
|||
|
RCC_OscInitStruct.PLL.PLLQ = 4;
|
|||
|
|
|||
|
RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
|
|||
|
RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
|
|||
|
ret = HAL_RCC_OscConfig(&RCC_OscInitStruct);
|
|||
|
if(ret != HAL_OK)
|
|||
|
{
|
|||
|
while(1) { ; }
|
|||
|
}
|
|||
|
|
|||
|
/* ѡ<><D1A1>PLL<4C><4C>Ϊϵͳʱ<CDB3><CAB1>Դ<EFBFBD><D4B4><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD><EFBFBD>ʱ<EFBFBD>ӷ<EFBFBD>Ƶ<EFBFBD><C6B5> */
|
|||
|
RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | \
|
|||
|
RCC_CLOCKTYPE_HCLK | \
|
|||
|
RCC_CLOCKTYPE_D1PCLK1 | \
|
|||
|
RCC_CLOCKTYPE_PCLK1 | \
|
|||
|
RCC_CLOCKTYPE_PCLK2 | \
|
|||
|
RCC_CLOCKTYPE_D3PCLK1);
|
|||
|
RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
|
|||
|
RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
|
|||
|
RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
|
|||
|
RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
|
|||
|
RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
|
|||
|
RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
|
|||
|
RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
|
|||
|
ret = HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4);
|
|||
|
if(ret != HAL_OK)
|
|||
|
{
|
|||
|
while(1) { ; }
|
|||
|
}
|
|||
|
}
|
|||
|
|
|||
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|