134 lines
2.8 KiB
C
134 lines
2.8 KiB
C
/*
|
|
* File : application.c
|
|
* This file is part of RT-Thread RTOS
|
|
* COPYRIGHT (C) 2006, RT-Thread Development Team
|
|
*
|
|
* The license and distribution terms for this file may be
|
|
* found in the file LICENSE in this distribution or at
|
|
* http://www.rt-thread.org/license/LICENSE
|
|
*
|
|
* Change Logs:
|
|
* Date Author Notes
|
|
* 2017-07-24 Tanek the first version
|
|
*/
|
|
#include <rthw.h>
|
|
#include <rtthread.h>
|
|
|
|
#include "stm32l0xx_ll_system.h"
|
|
#include "stm32l0xx_ll_pwr.h"
|
|
#include "stm32l0xx_ll_rcc.h"
|
|
|
|
#ifdef __CC_ARM
|
|
extern int Image$$RW_IRAM1$$ZI$$Limit;
|
|
#define STM32_HEAP_BEGIN (&Image$$RW_IRAM1$$ZI$$Limit)
|
|
#elif __ICCARM__
|
|
#pragma section="HEAP"
|
|
#define STM32_HEAP_BEGIN (__segment_end("HEAP"))
|
|
#else
|
|
extern int __bss_end;
|
|
#define STM32_HEAP_BEGIN (&__bss_end)
|
|
#endif
|
|
|
|
#define STM32_SRAM_SIZE 8
|
|
#define STM32_SRAM_END (0x20000000 + STM32_SRAM_SIZE * 1024)
|
|
|
|
/**
|
|
* @brief This function is executed in case of error occurrence.
|
|
* @param None
|
|
* @retval None
|
|
*/
|
|
void Error_Handler(void)
|
|
{
|
|
/* USER CODE BEGIN Error_Handler */
|
|
/* User can add his own implementation to report the HAL error return state */
|
|
while(1)
|
|
{
|
|
}
|
|
/* USER CODE END Error_Handler */
|
|
}
|
|
|
|
/** System Clock Configuration
|
|
*/
|
|
/** System Clock Configuration
|
|
*/
|
|
void SystemClock_Config(void)
|
|
{
|
|
|
|
LL_FLASH_SetLatency(LL_FLASH_LATENCY_1);
|
|
|
|
if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_1)
|
|
{
|
|
Error_Handler();
|
|
}
|
|
LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
|
|
|
|
LL_RCC_HSI_Enable();
|
|
|
|
/* Wait till HSI is ready */
|
|
while(LL_RCC_HSI_IsReady() != 1)
|
|
{
|
|
|
|
}
|
|
LL_RCC_HSI_SetCalibTrimming(16);
|
|
|
|
LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLL_MUL_4, LL_RCC_PLL_DIV_2);
|
|
|
|
LL_RCC_PLL_Enable();
|
|
|
|
/* Wait till PLL is ready */
|
|
while(LL_RCC_PLL_IsReady() != 1)
|
|
{
|
|
|
|
}
|
|
LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
|
|
|
|
LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
|
|
|
|
LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
|
|
|
|
LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
|
|
|
|
/* Wait till System clock is ready */
|
|
while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
|
|
{
|
|
|
|
}
|
|
|
|
SystemCoreClockUpdate();
|
|
}
|
|
|
|
|
|
/**
|
|
* This function will initial STM32 board.
|
|
*/
|
|
void rt_hw_board_init()
|
|
{
|
|
SystemClock_Config();
|
|
|
|
SysTick_Config(SystemCoreClock / RT_TICK_PER_SECOND);
|
|
|
|
/* Call components board initial (use INIT_BOARD_EXPORT()) */
|
|
#ifdef RT_USING_COMPONENTS_INIT
|
|
rt_components_board_init();
|
|
#endif
|
|
|
|
#if defined(RT_USING_CONSOLE) && defined(RT_USING_DEVICE)
|
|
rt_console_set_device(RT_CONSOLE_DEVICE_NAME);
|
|
#endif
|
|
|
|
#if defined(RT_USING_USER_MAIN) && defined(RT_USING_HEAP)
|
|
rt_system_heap_init((void*)STM32_HEAP_BEGIN, (void*)STM32_SRAM_END);
|
|
#endif
|
|
}
|
|
|
|
void SysTick_Handler(void)
|
|
{
|
|
/* enter interrupt */
|
|
rt_interrupt_enter();
|
|
|
|
rt_tick_increase();
|
|
|
|
/* leave interrupt */
|
|
rt_interrupt_leave();
|
|
}
|